Email: Password: Remember Me | Create Account (Free)

Back to Subject List

Old thread has been locked -- no new posts accepted in this thread
???
11/05/06 02:49
Read: times


 
Msg Score: +1
 +1 Good Answer/Helpful
#127382 - I like this board
Responding to: ???'s previous message
http://www.xilinx.com/xlnx/xebi...AR3E-SK-US

Richard will probably shit himself when he sees this board becuase it is full of "unnecessary" features like an LCD, VGA, ethernet, etc. However, those add-ons are very, very helpful for a beginner like yourself since they provide you ample opportunity to write and test various FPGA cores that use those components in a controlled environment. It's only when you are an FPGA guru that you want a bare FPGA board since you probably won't need any of those add-ons.

To answer your questions:

1. The kit I recommeneded is great because
a. It is sold by Xilinx who is the biggest, most supported FPGA vendor
b. It has a USB-JTAG programming interface built into it so that you don't have to spend another $150 on a programming cable. All you need is a standard USB cable
c. It has a reasonably big (500,000 gates) Spartan-3E FPGA that is the latest generation FPGA in its family. The FPGA is also supported by Xilinx's free ISE Webpack software so you don't have to spend another $2000 on ISE Foundation
d. The documentation is pretty good and includes reference designs, board schematics, BOM, gerber files, etc.

2. Verilog is used mostly be private, commercial corporations. VHDL is used mostly by the aerospace/defense/government industry. It's your choice. I prefer VHDL.

3. Only $150 if you use this board. Otherwise it's the cost of the development kit + the cost of the programming cable + the cost of the software.

4. That is one option. You would store the program inside the FPGA in either Block RAM or distributed RAM and that RAM would be loaded as the device is configured. Or you could create an FPGA core to write the 8051 program into a non-volatile memory outside the FPGA. Once the program is set you would then reconfigure the FPGA with the 8051 core.

5. There are really only two major FPGA vendors, Xilinx and Altera. The good news is that most of your FPGA design will be writing the HDL which is essentially vendor independent. You will have to learn how to constrain, synthesize, and place and route for each vendor, but those tasks aren't hard at all.

6. None. But if you buy an HDL book, make sure it only focuses on synthesizble HDL. Large portions of HDLs are not actually synthesizable to hardware. There's no point in learning all that excess information since you will probably never need to use it. I recommend buying an old, somewhat outdated book by some guys from Cypress Semiconductor that is still a very good reference for beginners learning VHDL.

List of 81 messages in thread
TopicAuthorDate
Getting Started With FPGAs            01/01/70 00:00      
   A Book            01/01/70 00:00      
   Proceed with caution!            01/01/70 00:00      
   This is quite a nice deveolpment board            01/01/70 00:00      
   I like this board            01/01/70 00:00      
      I\'ve got one of these and can\'t recommend it            01/01/70 00:00      
         What are you talking about            01/01/70 00:00      
            Let me explain ...            01/01/70 00:00      
   generaly speaking            01/01/70 00:00      
      Damn, Jez, you need a spell-checker!            01/01/70 00:00      
         HDL-based design needs TEST BENCHES            01/01/70 00:00      
            I use 'em all the time, but ...            01/01/70 00:00      
               If your design is so simple            01/01/70 00:00      
                  What\'s important is the entry effort            01/01/70 00:00      
                     I dunno where you get these ideas from Richard            01/01/70 00:00      
                        Can you say ModelSim?            01/01/70 00:00      
                     Wrong            01/01/70 00:00      
                        Well, the schematic needs a little work            01/01/70 00:00      
                           more work?            01/01/70 00:00      
                              a few points ...            01/01/70 00:00      
                           ...            01/01/70 00:00      
                     HDL vs Schematics, take 1E6            01/01/70 00:00      
                        Thta may be great comfort to you ...            01/01/70 00:00      
                           Schematics? You're kidding!            01/01/70 00:00      
                              No, nor is my customer.            01/01/70 00:00      
                              both are a 'representation of Boole'            01/01/70 00:00      
                                 Yep, you're right...            01/01/70 00:00      
                                    To Clarify            01/01/70 00:00      
                                       schematic as equivalence check            01/01/70 00:00      
                                          Manual verification impossible because ...            01/01/70 00:00      
                                             schematic verification            01/01/70 00:00      
                                       Some more clarification            01/01/70 00:00      
                                          hanging problem            01/01/70 00:00      
                                             so will your post be            01/01/70 00:00      
                                    it's not fear of the unknown, but fear of its cost            01/01/70 00:00      
                           Static Timing Analysis and those "young engineers"            01/01/70 00:00      
                              It's a sign of the times, I suppose            01/01/70 00:00      
                                 And times change            01/01/70 00:00      
                                 senior?            01/01/70 00:00      
                                    That's because you've been avoiding the subject            01/01/70 00:00      
            I agree entirely. test benches are a pain but            01/01/70 00:00      
   Update from the OP            01/01/70 00:00      
      It's true ... we see things differently            01/01/70 00:00      
      the first buuk for any such venture            01/01/70 00:00      
      FPGA boards and that Cypress book            01/01/70 00:00      
         This may answer your question(s)            01/01/70 00:00      
   some of the references in the fpga faq            01/01/70 00:00      
      Good attitude            01/01/70 00:00      
   Also remeber to look at webistes like www.xilinx.c            01/01/70 00:00      
   My recommendation and opinions            01/01/70 00:00      
      I would stay away from Virtex-II            01/01/70 00:00      
         If you're going to fiddle with the 805x core ...            01/01/70 00:00      
            Something about life-cycles            01/01/70 00:00      
               No doubt about it.            01/01/70 00:00      
                  useful work            01/01/70 00:00      
                     Well, I beg to differ.            01/01/70 00:00      
                        salient point            01/01/70 00:00      
                           There's an area where that's not necessarily true            01/01/70 00:00      
                           FPGA Editor            01/01/70 00:00      
            Not necessarily            01/01/70 00:00      
               It's still too costly            01/01/70 00:00      
   Thanks to all            01/01/70 00:00      
   Update #2 from the OP            01/01/70 00:00      
   A testbench is...            01/01/70 00:00      
      I C            01/01/70 00:00      
         test bench            01/01/70 00:00      
            Makes sense            01/01/70 00:00      
   Yeah but...            01/01/70 00:00      
   Tristate buffer with propagation delays            01/01/70 00:00      
   Schematics vs. HDL            01/01/70 00:00      
      In a nutshell            01/01/70 00:00      
         it\'s been a while            01/01/70 00:00      
      Yes, but ... and there's always a but ...            01/01/70 00:00      
   Yep you can its called gate level design            01/01/70 00:00      
   Its really nothing to do with showing off            01/01/70 00:00      
      did you paraphrase this?            01/01/70 00:00      
      Jez, It\'s not \"sea of gates\" design, you know ...            01/01/70 00:00      
         Richards, it is there philosophy            01/01/70 00:00      
         Viewlogic            01/01/70 00:00      
   it is true            01/01/70 00:00      
   Here you go Richard graphical design exploration            01/01/70 00:00      

Back to Subject List