When people are designing with lets say standard 7400 series logic devices there is this idea that matastability and slack and critical paths are not discussed in any detail and its taught in college courses as if you can just string a few logic packages together then your design will magicaly work without having to worry about such things.
The idea of actual proper design for relaibility and testability only seems to crop up when working with PLDs for some reason.