Email: Password: Remember Me | Create Account (Free)

Back to Subject List

Old thread has been locked -- no new posts accepted in this thread
???
11/25/07 06:22
Read: times


 
#147363 - siumulate?
Responding to: ???'s previous message
Did you try simulating that...? It won't put a|b on the output when both selectA and selectB are high. If a = ~b then it will get confused b/c you're trying to assign w to two different values. You don't want to have two assign statements for the same wire... In general tri state buffers have been phased out because they're slower gates

List of 21 messages in thread
TopicAuthorDate
Tri-state busses in FPGAs            01/01/70 00:00      
   Tristate Buffers (TBUFs) have been phased out            01/01/70 00:00      
      Thank you            01/01/70 00:00      
         Closing the loop            01/01/70 00:00      
            siumulate?            01/01/70 00:00      
               I didn't simulate it (yet)            01/01/70 00:00      
                  hmmm            01/01/70 00:00      
                     So ... what about a BIG multi-party bus?            01/01/70 00:00      
                        delay            01/01/70 00:00      
                           nevertheless ...            01/01/70 00:00      
                              re: nevertheless            01/01/70 00:00      
                                 What disappoints me is the advertising vs reality            01/01/70 00:00      
                                    advertising            01/01/70 00:00      
                                       advertising, badvertising ... lies!            01/01/70 00:00      
                                          oy            01/01/70 00:00      
                                             If only one could rely on them ...            01/01/70 00:00      
            largely, it's because it's not an option            01/01/70 00:00      
               Zackly            01/01/70 00:00      
                  If you have internal tristate resources ...            01/01/70 00:00      
                     I have new worries now            01/01/70 00:00      
   tristates in FPGAs            01/01/70 00:00      

Back to Subject List