Email: Password: Remember Me | Create Account (Free)

Back to Subject List

Old thread has been locked -- no new posts accepted in this thread
???
03/06/06 05:24
Read: times


 
#111325 - re: the rub
Responding to: ???'s previous message
Richard Erlacher said:
Yes, the libraries ...


They don't matter, unless you're doing post-place-and-route back-annotated timing simulation.

Write your HDL to be vendor-independent. There's nothing special in these EPLDs that requires instantiating something in a vendor library.

-a



List of 21 messages in thread
TopicAuthorDate
Atera FPGAs            01/01/70 00:00      
   Correction            01/01/70 00:00      
      Careful, now ...            01/01/70 00:00      
         modelsim is fine for altera fpgas            01/01/70 00:00      
            Maybe, but probably not for these parts            01/01/70 00:00      
               you use it seperatly            01/01/70 00:00      
                  aye, there's the rub ...            01/01/70 00:00      
                     However with altera tools            01/01/70 00:00      
                        Have you tried that?            01/01/70 00:00      
                           yep just done it now with baseline            01/01/70 00:00      
                     re: the rub            01/01/70 00:00      
      Altera EPLDs            01/01/70 00:00      
         not exactly            01/01/70 00:00      
            re: not exactly            01/01/70 00:00      
               Maybe you can show me ...            01/01/70 00:00      
                  FPGA thoughts            01/01/70 00:00      
                     We all have thoughts...            01/01/70 00:00      
   Maxplus or Quartus            01/01/70 00:00      
      Do they have free simulation?            01/01/70 00:00      
         Programmer            01/01/70 00:00      
         Altera free simulator            01/01/70 00:00      

Back to Subject List