Email: Password: Remember Me | Create Account (Free)

Back to Subject List

Old thread has been locked -- no new posts accepted in this thread
???
02/18/06 11:21
Read: times


 
#110268 - other way 'round
Responding to: ???'s previous message
I think you are confused a bit...

The "current peak" at cca 2V is the current supplied from the pin the port has been set to "1" and some external device attempts to pull it down.

When you set the port to "0" it simply sinks the current as per your list item 1. Only this is relevant for connecting PNP transistor (base).

Jan Waclawek

List of 19 messages in thread
TopicAuthorDate
AT89s52 Port pin clarifications:            01/01/70 00:00      
   nice copy, where is the question            01/01/70 00:00      
   output characteristics            01/01/70 00:00      
      most confusing post            01/01/70 00:00      
   Answers            01/01/70 00:00      
      Logic 1 to 0 transition            01/01/70 00:00      
         You haven't read the 'bible' chapter...            01/01/70 00:00      
            no details about transition from logic 1            01/01/70 00:00      
               other way 'round            01/01/70 00:00      
               There ARE!!            01/01/70 00:00      
                  pFET2            01/01/70 00:00      
                     Weak and very weak pull-ups            01/01/70 00:00      
      maintaining low source impedence?            01/01/70 00:00      
         by making thje driver a sink............            01/01/70 00:00      
         Pull-downs create problems            01/01/70 00:00      
            Maximum IOL per port pin: 10 mA ?            01/01/70 00:00      
               IOL            01/01/70 00:00      
                  IOL = 10mA or 1.6mA? in port 1            01/01/70 00:00      
                     Depends on load            01/01/70 00:00      

Back to Subject List