Email: Password: Remember Me | Create Account (Free)

Back to Subject List

Old thread has been locked -- no new posts accepted in this thread
???
06/04/13 07:55
Read: times


 
#189855 - Actually no
Responding to: ???'s previous message
They don't seem to leave out any key bits for implementing their soft core in their FPGA.

List of 23 messages in thread
TopicAuthorDate
OCD for FPGA core            01/01/70 00:00      
   Serial-to-EC2 reverse engineering            01/01/70 00:00      
   C2spec.pdf            01/01/70 00:00      
   Reality Check......            01/01/70 00:00      
      Agreed            01/01/70 00:00      
         multi-threaded            01/01/70 00:00      
      FPGA and soft cores            01/01/70 00:00      
         Yes ... but which debugger?             01/01/70 00:00      
            Actually no            01/01/70 00:00      
               Who's "they"            01/01/70 00:00      
               I wouldn't use FPGA unless I need more than just the core            01/01/70 00:00      
                  FPGA on-chip debugging redundant?            01/01/70 00:00      
                  debugging embedded processors            01/01/70 00:00      
                     That's good to know.            01/01/70 00:00      
   nice idea            01/01/70 00:00      
      Von Neumann first            01/01/70 00:00      
   if that were the case ...            01/01/70 00:00      
      Poorly chosen acronym...            01/01/70 00:00      
         On Chip Debug is common            01/01/70 00:00      
            On Chip Debug *is* a very good idea indeed!            01/01/70 00:00      
               PC            01/01/70 00:00      
                  PC            01/01/70 00:00      
                     PC            01/01/70 00:00      

Back to Subject List