Email: Password: Remember Me | Create Account (Free)

Back to Subject List

Old thread has been locked -- no new posts accepted in this thread
???
02/04/07 11:38
Read: times


 
#131968 - Thanks for advice
Responding to: ???'s previous message
I really hate the idea of "pull a counter module from the library,"
Still learning, but I'm very inclined to agree on this. It seems much easier to describe behavioural aspect of circuit than to try to make structural approach. I've made few simple examples (counter, shift register) as an exercise, but first time I've tried to make anything more complex with them, I've run into structural/timing problems and my code became cumbersome. It was much simpler to describe bihevioural aspect than to 'glue' predefined modules together. I don't know whether this can be expanded on more complex issues, but from this perspective it certainly does look so...
Regarding the latter, the simulation (or emulation) tool: I use ModelSim with VHDL (or Verilog) test-benches.
Thanks for the tip, I'll try to peek at one :)
That's a fool's errand, also called "Burn And Crash."
Uh... Seems I should not believe to marketing :) I don't honestly see how you can do such a thing. Without any kind of simulation it is like you write a program that you never try prior to shipping it...
Yes, comprehensive test benches take time to write.
Hm, so far I've neglected a bit this part of design, and focused to learn language specifics. I've done only simple clk/signal transitions and watched output... Thanks for advice!

Best luck
CN

List of 14 messages in thread
TopicAuthorDate
Layout tool choice (and a bit of VHDL)            01/01/70 00:00      
   Tutorials/examples in the manual            01/01/70 00:00      
      Manual is informative            01/01/70 00:00      
         Collars and cuffs            01/01/70 00:00      
            Still runnung around            01/01/70 00:00      
               If you don't own it, ...            01/01/70 00:00      
                  Stopped working?            01/01/70 00:00      
   why no "FPGA integration"            01/01/70 00:00      
      clearly generic ip blocks are pretty useless            01/01/70 00:00      
         Agree            01/01/70 00:00      
      Fun ?            01/01/70 00:00      
      Thanks for advice            01/01/70 00:00      
   this is about beginning - where do you want to end            01/01/70 00:00      
      It's sometimes hard to predict :)            01/01/70 00:00      

Back to Subject List