Email: Password: Remember Me | Create Account (Free)

Back to Subject List

Old thread has been locked -- no new posts accepted in this thread
???
09/21/11 01:45
Read: times


 
#183817 - What would YOU suggest?
Responding to: ???'s previous message
Andy Peters said:
Richard Erlacher said:
The one advantage of the CPLD over the FPGA, now making the distinction, is that, once programmed, the CPLD doesn't require it be programmed under system power each time the power is turned on.


There are some FPGA families which have onboard non-volatile configuration storage with "instant" configuration, meaning that as soon as power is stable the FPGA is configured. Actel's flash parts work this way. There are also OTP FPGAs (QuickLogic, Actel) which are also ready as soon as power is stable.

I wasn't aware that any of these relatively new devices are 5-volt-tolerant, hence, would meet Per's need. However, if you know of some, then please let us all know. Cost might also be a problem. However, the old-timers that are 5-volt tolerant would allow him to avoid having to use level shifters with their inherent prop-delays.

The real difference between a CPLD and an FPGA is that of resources. A CPLD macrocell has a much wider combinatorial logic resource in front of its (single) register than an FPGA's slice. An FPGA's slice may have one, two or even four registers and a simpler (3-, 4- or 6-input) combinatorial lookup table. FPGAs also have significantly greater routing resources than CPLDs, which is necessary if you need wide muxes and such.

Timing in a CPLD is simpler to analyze because the paths are simpler and delays fairly constant, but that's not really interesting any more since you do your FPGA design, set a clock period constraint, and let the tools have at it and they'll tell you if you win or not.


Again, the CPLD architecture more closely addresses Per's stated need. Now, the older FPGA families have features like 5-volt tolerance, among others that might be desirable, and Per can decide whether it's acceptable to him to allow the FPGA I/O's to be in an undefined state for a very brief time.


-a


I didn't mean to suggest that the old-timers were the only rational solution to Per's problem. I use the old guys because (a) I reuse them all the time, (b) I bought a bunch of them at a very low price, and (c) I have a number of compatible application circuits that I frequently use with these old parts.

RE


List of 40 messages in thread
TopicAuthorDate
Bit-configurable transceiver chips            01/01/70 00:00      
   Suggesting....again...            01/01/70 00:00      
      Alas 5V needed and ribbon cables are a bit "rough"            01/01/70 00:00      
   Another Suggestion....            01/01/70 00:00      
   level translator            01/01/70 00:00      
      Alas, "weak output drive" and no input hysterese            01/01/70 00:00      
      TI sn74gtl2010            01/01/70 00:00      
         or NXP GTL2010,GTL2000            01/01/70 00:00      
            looks promising            01/01/70 00:00      
            NXP GTL20xx -> NVT20xx            01/01/70 00:00      
         Need to read more to understand them            01/01/70 00:00      
            looks like the cat's miauw            01/01/70 00:00      
   NXP has ....            01/01/70 00:00      
      I2C or SPI just can't get even close to the huge bandwidth            01/01/70 00:00      
         nope, no I²C clocks            01/01/70 00:00      
            extender, not expander            01/01/70 00:00      
   I have been wondering this myself            01/01/70 00:00      
      Supported capacitance seems to be the snag            01/01/70 00:00      
   Differential SPI            01/01/70 00:00      
      Serial -> buffers on adapter boards is a potential solution            01/01/70 00:00      
   Have you considered programmable logic?            01/01/70 00:00      
      I had suggested this as well            01/01/70 00:00      
         Yes ... I remember that ...            01/01/70 00:00      
            Long life            01/01/70 00:00      
               They seem to live a long time ...            01/01/70 00:00      
                  Adapters            01/01/70 00:00      
                     These aren't necessarily so "huge"            01/01/70 00:00      
                        Not huge in size            01/01/70 00:00      
                           Some of them can handle that.            01/01/70 00:00      
                              Yes and no            01/01/70 00:00      
                                 There are ways ...            01/01/70 00:00      
                                    Body diodes            01/01/70 00:00      
                                       serial termination ...            01/01/70 00:00      
                                          Yes, current- and bandwidth-limiting components used            01/01/70 00:00      
                                             you youing whippersnappers, pay attention            01/01/70 00:00      
            pedantry, again            01/01/70 00:00      
               What would YOU suggest?            01/01/70 00:00      
   Here's a thought ...            01/01/70 00:00      
      Probably            01/01/70 00:00      
         I'd sugest you consider older CPLD's            01/01/70 00:00      

Back to Subject List