I don't think that it's unreasonable to assume that using a feature like dual DPTR should result in either faster execution or smaller code size. After all, why else is it in the chip? It's fair to say that you must not rely on such an assumption without either testing it or confirming it in the manual, but Keith went down the testing route.